The area-efficient gate level information flow tracking schemes of digital circuit with multi-level security lattice
DOI:
10.1016/j.mejo.2023.106088
Publication Date:
2024-01-03T16:50:15Z
AUTHORS (4)
ABSTRACT
SUPPLEMENTAL MATERIAL
Coming soon ....
REFERENCES (24)
CITATIONS (0)
EXTERNAL LINKS
PlumX Metrics
RECOMMENDATIONS
FAIR ASSESSMENT
Coming soon ....
JUPYTER LAB
Coming soon ....