A 56-Gb/s,0.708 pJ/bit single-ended simultaneous bidirectional transceiver with hybrid errors cancellation techniques for die-to-die interface
Transceiver
Bit (key)
DOI:
10.1016/j.mejo.2024.106326
Publication Date:
2024-07-09T23:56:52Z
AUTHORS (8)
ABSTRACT
SUPPLEMENTAL MATERIAL
Coming soon ....
REFERENCES (26)
CITATIONS (1)
EXTERNAL LINKS
PlumX Metrics
RECOMMENDATIONS
FAIR ASSESSMENT
Coming soon ....
JUPYTER LAB
Coming soon ....