Reconfigurable Logic‐in‐Memory Using Silicon Transistors
Pull-up resistor
Memory cell
Resistor–transistor logic
DOI:
10.1002/admt.202101504
Publication Date:
2022-05-04T07:00:40Z
AUTHORS (3)
ABSTRACT
Abstract In this paper, a novel reconfigurable logic‐in‐memory built using silicon transistors is proposed. The transistor can be reconfigured as p ‐ or n ‐switchable memory by controlling the polarity of gate inputs. These electrical characteristics are enabled utilizing holes electrons majority charge carriers for positive feedback loop. functions NOT and YES gates with same cell comprising load resistor demonstrated. Moreover, it revealed that two‐input cell, based on two resistor, negative‐AND OR gates. This technology facilitate development next‐generation low‐power high‐performance computing.
SUPPLEMENTAL MATERIAL
Coming soon ....
REFERENCES (34)
CITATIONS (7)
EXTERNAL LINKS
PlumX Metrics
RECOMMENDATIONS
FAIR ASSESSMENT
Coming soon ....
JUPYTER LAB
Coming soon ....