Observations in trapping characteristics of positive bias temperature instability on high-k/metal gate n-type metal oxide semiconductor field effect transistor with the complementary multi-pulse technique

• DOI: 10.1016/j.tsf.2007.12.140
• Publication Date: 2007-12-28T15:51:33Z
• Authors: J.C. Liao; Y.K. Fang; Y.T. Hou; W.H. Wu; C.L. Hung; P.F. Hsu; K.C. Lin; K.T. Huang; T.L. Lee; M.S. Liang
• Keywords: Metal gate; High-κ dielectric

Abstract The trapping characteristics of positive bias temperature instability (PBTI) on a high-k/metal gate n-type metal oxide semiconductor field effect transistor (nMOSFET) have been investigated with a complementary multi-pulse technique (CMPT) in detail. With the CMPT technique, we found the threshold voltage shifts after PBTI are higher than that with the conventional direct current method, and the thickness of the SiO 2 interfacial layer has a significant effect on the measured results. The observation of these new results is attributed to the CMPT technique has the unique feature of effectively reducing the detrapping effect induced by the large bulk traps existed in high-k dielectrics. Besides, based on the results, the mechanism of PBTI in metal gate/high-k nMOSFETs is re-modeled.