Network-on-Chip: Power Optimization Architecture Mapping based on Global Interconnection Links
0202 electrical engineering, electronic engineering, information engineering
02 engineering and technology
DOI:
10.7763/ijcee.2011.v3.329
Publication Date:
2012-08-31T05:40:23Z
AUTHORS (4)
ABSTRACT
SUPPLEMENTAL MATERIAL
Coming soon ....
REFERENCES (0)
CITATIONS (0)
EXTERNAL LINKS
PlumX Metrics
RECOMMENDATIONS
FAIR ASSESSMENT
Coming soon ....
JUPYTER LAB
Coming soon ....