Akihide Sai

ORCID: 0000-0003-0440-1672
Publications
Citations
Views
---
Saved
---
About
Contact & Profiles
Research Areas
  • Advancements in PLL and VCO Technologies
  • Radio Frequency Integrated Circuit Design
  • Analog and Mixed-Signal Circuit Design
  • Advanced Optical Sensing Technologies
  • CCD and CMOS Imaging Sensors
  • Photonic and Optical Devices
  • Advanced Memory and Neural Computing
  • Low-power high-performance VLSI design
  • Millimeter-Wave Propagation and Modeling
  • Advancements in Semiconductor Devices and Circuit Design
  • Industrial Vision Systems and Defect Detection
  • Ocular and Laser Science Research
  • Robot Manipulation and Learning
  • Semiconductor materials and devices
  • Electromagnetic Compatibility and Noise Suppression
  • Semiconductor Lasers and Optical Devices
  • 3D IC and TSV technologies
  • Advanced DC-DC Converters
  • Robotics and Sensor-Based Localization
  • Integrated Circuits and Semiconductor Failure Analysis
  • Advanced Power Amplifier Design
  • Advanced Steganography and Watermarking Techniques
  • Optical Coherence Tomography Applications
  • Wireless Body Area Networks
  • Wireless Power Transfer Systems

Amrita Vishwa Vidyapeetham
2025

Toshiba (Japan)
2013-2022

Yogi Vemana University
2020

University College for Women
2020

This paper presents a fully integrated CMOS 60-GHz transceiver chipset for short-range and high-speed wireless communication. The target application of the communication is less than 5-cm distance more 2-Gb/s throughput file transfer. In order to achieve transfer, physical (PHY) layers with error packet correction media access control (MAC) layer frame-exchanging function are implemented. MAC designed have high-efficiency feature due short interval DATA/Acknowledgement (ACK) frame exchange....

10.1109/jssc.2012.2216694 article EN IEEE Journal of Solid-State Circuits 2012-11-28

This paper presents a time-to-digital converter/analog-to-digital-converter (TDC/ADC) hybrid LiDAR system-on-chip (SoC) to realize reliable self-driving systems. The smart accumulation technique (SAT) is proposed achieve both 200-m and high-pixel-resolution range imaging, which was untrodden with conventional LiDARs. "smart" realized by simple object recognition strategy small circuit overhead. When compared accumulations, the enhanced without degrading pixel resolution. Moreover, TDC/ADC...

10.1109/jssc.2018.2868315 article EN IEEE Journal of Solid-State Circuits 2018-09-24

Fire hazards pose significant threats to both life and property, necessitating rapid efficient response mechanisms. This paper presents the design implementation [1] of an autonomous Fighting Robot capable detecting extinguishing fires with minimal human intervention. The system employs four fire sensors strategically placed detect flames from multiple directions, ensuring comprehensive monitoring. An ultrasonic sensor enables obstacle detection assists in navigation prevent collisions while...

10.55041/ijsrem43641 article EN INTERANTIONAL JOURNAL OF SCIENTIFIC RESEARCH IN ENGINEERING AND MANAGEMENT 2025-04-03

Several important issues exist within India's education system, including over reliance on memorization and the lack of practical, skill-based learning. Such hinder pupils in developing skills they will need later their lives such as critical thinking, creativity ability to solve problems. ". To remedy deficiencies, this paper proposes utilizing STEM Kit. This innovative approach integrates hands-on, interactive activities with (science, technology, engineering, mathematics) learning part...

10.47001/irjiet/2025.inspire17 article EN International Research Journal of Innovations in Engineering and Technology 2025-01-01

Wireless standards, e.g. 802.11ac Wave 2 and 802.11ax draft, aim to boost user throughput cope with growing data traffic. High-speed (f <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">s</sub> >100MS/s) high-resolution (ENOB>9.5b) ADCs are essential for leading-edge wireless SoCs, given the bandwidth PAPR specifications. Also, low power dissipation (FoM<;20fJ/conv) is crucial mobile applications. A number of pipelined-SAR have been presented...

10.1109/isscc.2017.7870469 article EN 2022 IEEE International Solid- State Circuits Conference (ISSCC) 2017-02-01

This paper presents a low-power hybrid-loop receiver (RX) with high-interference tolerance for Bluetooth low energy (BLE). The structure based on an all-digital phase-locked loop enables the RX to both enhance interference and digitize frequency-modulated signal without ADC. A novel single channel receiving method, which conversion of constellation from frequency shift keying differential binary phase signal, is adopted eliminate Q-channel processing reduce power consumption. prototype...

10.1109/jssc.2016.2603993 article EN IEEE Journal of Solid-State Circuits 2016-10-25

High-speed and energy-efficient wireless communication using the 60GHz band is attracting attention, recent works have realized a highly integrated CMOS transceiver (TRX) [1-2]. This paper presents fully chipset for short-range/one-to-one communication. The composed of 2 chips, an RF chip with in-package antenna BB including PHY/MAC layer. achieves 2.62Gb/s PHY data rate 2.07Gb/s MAC throughput. designed to high efficiency feature due short interval DATA/Acknowledgement (ACK) frame exchange....

10.1109/isscc.2012.6177010 article EN 2012-02-01

A small-gate-count 8 bit bidirectional phase-domain MAC (PMAC) circuit is proposed to minimize both area and energy consumption of extremely energy-efficient deep neural network (DNN) accelerators, targeting the Internet-of-Things (IoT) edge devices operating with very strict power budgets (e.g., harvesting). PMAC consumes significantly less than standard fully digital MACs, due its efficient analog accumulation nature based on gated-ring oscillator (GRO). The architectural analysis...

10.1109/jssc.2019.2926649 article EN IEEE Journal of Solid-State Circuits 2019-07-24

The design of low-jitter VCO-based PLLs is quite challenging as high VCO control gain, K <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">VCO</sub> , increases the phase noise contribution arising from charge pump and loop filter. To resolve this problem, dual-tuning (DT-PLLs) have been studied [1-4]. DT-PLL structure adds a narrow-bandwidth coarse (high-K ) path to fine (low-K consisting type-II PLL. analog filter in plays an important role...

10.1109/isscc.2012.6176996 article EN 2012-02-01

A fully-integrated single-chip CMOS transceiver with MAC and PHY for 60GHz proximity wireless communication is presented. has not yet been reported due to large power consumption issues. However, by limiting the application high-throughput transmission, thermal issues arising in a have overcome. 2GHz broadband OFDM suffers from SNR degradation reference clock (REFCLK) baseband (BBCLK) spurs RF/analog circuits. Low frequency generator (CLKPLL) mixing of ADC/DAC sampling (SCLK) other clocks...

10.1109/isscc.2014.6757464 article EN 2014-02-01

Various Ultra-Low-Power (ULP) RX architectures [1-4] for Bluetooth™ Low Energy (BLE) have been developed minimizing the power consumption. A PLL-based architecture [1] is very attractive to improve energy efficiency. While single-channel configuration without multi-bit ADC realizes under 3mW consumption and over -90dBm sensitivity, 2nd 3rd Adjacent Channel Interference Rejections (ACRs) do not meet BLE requirements. Although ACR can be improved by inserting high-order LPFs into regeneration...

10.1109/isscc.2016.7418094 article EN 2022 IEEE International Solid- State Circuits Conference (ISSCC) 2016-01-01

This article presents a 40-channel high-resolution automotive LiDAR system-on-chip (SoC), which utilizes the world's first dual-data converter (DDC). The proposed DDC consolidates functions of ADC and TDC into single circuitry achieves acquisition both high-precision time voltage data from input, realizing 5× smaller analog front-end (AFE) area than prior arts. Such innovations lead us to 40channel AFE integration SoC without silicon cost increase, characterizes our system with 2× higher...

10.1109/jssc.2020.3020812 article EN IEEE Journal of Solid-State Circuits 2020-09-15

Sampling clock jitter significantly degrades the circuit performance and dynamic range of an ADC. This paper presents a 570fs <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">rms</sub> integrated-jitter 1.21GHz PLL with hybrid loop. A ring VCO has much inferior phase noise characteristic as compared to LC VCO, but its area efficiency is attractive. To suppress wide-loop-bandwidth sufficiently low in-band indispensable. An all-digital (ADPLL)...

10.1109/isscc.2011.5746236 article EN 2011-02-01

Long-range and high-pixel-resolution LiDAR systems, using Time-of-Flight (ToF) information of the reflected photon from target, are essential upon launching safe reliable self-driving programs Level 4 above. 200m long-range distance measurement (DM) is required to sense proceeding vehicles obstacles as fast possible in a highway situation. To realize city areas, systems uniting wide angle-of-view high pixel resolution fully perceive surrounding events. Moreover, these performances must be...

10.1109/isscc.2018.8310199 article EN 2022 IEEE International Solid- State Circuits Conference (ISSCC) 2018-02-01

We present a high link budget Bluetooth Low-Energy (BLE) SoC supporting 5 new features. A conduction-angle-reduced 8dBm power amplifier utilizing real-time output waveform symmetry feedback (SFB) is proposed to achieve both efficiency and robust harmonic suppression capability. The spurious emission during the startup of TX suppressed by preset function SFB. RX with MODEM supports long-range modes. Using only total 9 off-chip components achieves 113dB 22% including PMU 3V supply. compliant...

10.1109/vlsic.2018.8502258 article EN 2018-06-01

To realize high-resolution pipelined and pipelinedSAR analog-to-digital-converters (ADCs), an accurate residue amplifier is necessary. However, realizing such in scaled CMOS challenging due to the worsened transistor characteristics. Prior works focused on gain calibration techniques mitigate use of low-gain amplifiers, return system complexity prolonged startups. In this paper, we introduce a digital (DA) technique powerefficient amplification CMOS. DA cancels out all errors (i.e., error,...

10.1109/tvlsi.2019.2924686 article EN IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2019-07-12

Sampling clock jitter degrades the dynamic range of an analog-to-digital converter (ADC). This paper describes a low generator for next-generation mobile wireless terminals. The employs novel slew rate balancing (SRB) circuit in single-ended ring oscillator based VCO to suppress phase noise due up-converted 1/f noise. proposed is fabricated 90-nm CMOS technology. measured results show that SRB reduces by 3–5 dB at offset frequencies where dominates. achieves 3.0 ps rms integrated jitter....

10.1109/asscc.2008.4708818 article EN 2008-11-01

PhaseMAC (PMAC), a phase domain Gated-Ring-Oscillator (GRO) based 8bit MAC circuit, is proposed to minimize both area and power consumption of deep learning accelerators. PMAC composes only digital cells consumes significantly smaller than standard designs, owing its efficient analog accumulation nature. It occupies 26.6 times conventional which competitive circuits. achieves peak efficiency 14 TOPS/W, best reported 48% higher arts. Results in anomaly detection tasks are demonstrated, the...

10.1109/vlsic.2018.8502291 article EN 2018-06-01

A safe and reliable self-driving system is a key enabling technology for society without traffic jams or accidents; LiDAR plays an essential role such systems. To ensure higher levels of safety comfort, early detection small objects (e.g., debris/children) crucial. achieve this, state-of-the-art LiDARs [1-3] must attain even more finely scaled pixel resolution: example, 0.1-degree angle resolution (a 2× finer than [3]) required to detect 20×20cm <sup...

10.1109/isscc19947.2020.9063148 article EN 2022 IEEE International Solid- State Circuits Conference (ISSCC) 2020-02-01

This paper introduces several key RX techniques to realize a 200m-range and low-cost high-pixel-resolution solid-state LiDAR for autonomous self-driving systems. In-Sensor Scanning 2D-SPAD array can remove the mechanical mirror improve pixel-resolution by implying short dead time active-quenching SPADs. For ToF calculating SoC, we adopt world first dual-data converter (DDC) which consolidates functions of ADC TDC into single circuitry, achieving acquisition both high-precision time/voltage...

10.1109/vlsicircuits18222.2020.9162831 article EN 2020-06-01

Although the Smart Accumulation Technique (SAT) [1] is an optimal averaging algorithm for realizing a long-range and high-pixel-resolution LiDAR system, its maximum effect guaranteed by de-noising which quite challenging due to "range-value-clustering" problem peculiar SAT. We propose new that performs based on "reliability" provided accumulating luminous intensities within cluster. The simulation measurement results show eliminates clustering influence, improves measurable range about 2x...

10.1109/coolchips.2018.8373079 article EN 2018-04-01

Several research studies have considered replacing traditional analog PLLs with an all-digital PLL (ADPLL). In such studies, a key topic relates to the resolution and linearity of TDC. Power-hungry techniques, as Vernier delay line (VDL) time amplifier (TA) [1,2], been proposed improve resolution. Recently, digital-to-time converter (DTC) has employed enable power reductions VDL TA-based TDCs by minimizing number VDLs TAs [3,4]. However, nonlinearity DTC remains problem, since it is much...

10.1109/isscc.2016.7418044 article EN 2022 IEEE International Solid- State Circuits Conference (ISSCC) 2016-01-01

Blockchain technology and artificial intelligence (AI) combined with banking operations is a significant advancement for the financial sector, providing increased security, efficiency, transparency. The issues faced by traditional systems, which mostly rely on manual procedures centralized databases, are rising include fraud, cyber risks, operational inefficiencies. By establishing safe, decentralized ledger that documents each transaction made via network, blockchain solves these problems...

10.47392/irjash.2024.040 article EN International Research Journal on Advanced Science Hub 2024-10-15

The quality of robot vision greatly affects the performance automation systems, where occlusions stand as one biggest challenges. If target is occluded from sensor, detecting and grasping such objects become very challenging. For example, when multiple arms cooperate in a single workplace, will be created under arm itself hide underneath. While can reduced by installing sensors, increase sensor costs cannot ignored. Moreover, placements must rearranged every time operation routine layout...

10.1109/iros51168.2021.9636366 article EN 2021 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS) 2021-09-27
Coming Soon ...