Subodh Wairya

ORCID: 0000-0003-2072-5781
Publications
Citations
Views
---
Saved
---
About
Contact & Profiles
Research Areas
  • Quantum-Dot Cellular Automata
  • Advancements in Semiconductor Devices and Circuit Design
  • Low-power high-performance VLSI design
  • Analog and Mixed-Signal Circuit Design
  • Advanced Memory and Neural Computing
  • Quantum and electron transport phenomena
  • Quantum Computing Algorithms and Architecture
  • Semiconductor materials and devices
  • Radio Frequency Integrated Circuit Design
  • Sensor Technology and Measurement Systems
  • CCD and CMOS Imaging Sensors
  • Integrated Circuits and Semiconductor Failure Analysis
  • Neuroscience and Neural Engineering
  • Cellular Automata and Applications
  • Advanced Steganography and Watermarking Techniques
  • Ferroelectric and Negative Capacitance Devices
  • VLSI and FPGA Design Techniques
  • Parallel Computing and Optimization Techniques
  • Advancements in PLL and VCO Technologies
  • Digital Media Forensic Detection
  • Vehicle License Plate Recognition
  • Quantum Information and Cryptography
  • Radiation Effects in Electronics
  • Nanowire Synthesis and Applications
  • Semiconductor Quantum Structures and Devices

Indian Institute of Management Lucknow
2015-2024

Dr. A.P.J. Abdul Kalam Technical University
2020-2023

REVA University
2023

Institute of Engineering
2015-2022

Motilal Nehru National Institute of Technology
2010-2020

Indira Gandhi Delhi Technical University for Women
2020

Rashtrasant Tukadoji Maharaj Nagpur University
2020

Chaitanya Bharathi Institute of Technology
2018

Institute of Electronics
2016

University of Lucknow
2016

A potential to extract detailed textual image texture features is a key characteristic of the suggested approach, instead using single spatial feature. For generation MCs, four textured characteristics (including horizontal and vertical) are assumed in this paper that content, coarseness, contrast, directionality. The morphological parts clandestine text-based were further segmented then usually inserted into least significant bit cover pixels utilising steganography. This same reverse...

10.4018/ijdai.2021070104 article EN International Journal of Distributed Artificial Intelligence 2021-07-01

Breast cancer is a significant public health concern in both developed and developing countries. It almost one three cancers diagnosed all women. Data mining pattern recognition applications conjunction have been proven to be quite useful relevant extract the information for medical purpose. This research work reflects based on extremely randomized clustering forests (ERCF) technique which nothing but type of that may implemented as prediction model breast (BC). The accuracy achieved through...

10.4018/ijdst.287859 article EN International Journal of Distributed Systems and Technologies 2021-11-08

This paper presents a comparative study of high‐speed and low‐voltage full adder circuits. Our approach is based on hybrid design circuits combined in single unit. A high performance cell using an XOR‐XNOR (3T) style discussed. also discusses conventional with MOSCAP Majority function circuit one unit to implement circuit. Moreover, it low‐power Majority‐function‐based 1‐bit addersthat use MOS capacitors (MOSCAP) its structure. technique helps reducing power consumption, propagation delay,...

10.1155/2012/173079 article EN cc-by VLSI design 2012-01-01

This paper presents comparative study of high-speed, low-power and low voltage full adder circuits.Our approach is based on XOR-XNOR design circuits in a single unit.A power high performance 9T cell using style called "XOR (3T)" discussed.The designed circuit commands degree regularity symmetric higher density than the conventional CMOS as well it lowers consumption by XOR (3T) logic circuits.Gate Diffusion Input (GDI) technique digital combinatorial also described.This helps reducing area...

10.5121/vlsic.2012.3219 article EN International Journal of VLSI Design & Communication Systems 2012-04-30

COVID-19 outbreak has caused a high number of casualties and is an unprecedented public health emergency. Twitter emerged as major platform for interactions, giving opportunity to researchers understanding response the outbreak. The analyzed 100,000 tweets with hashtags #coronavirus, #coronavirusoutbreak, #coronavirusPandemic, #COVID19, #COVID-19, #epitwitter, #ihavecorona, #StayHomeStaySafe, #TestTraceIsolate. Programming languages such Python, Google NLP, NVivo are used sentiment analysis...

10.1016/j.heliyon.2022.e09994 article EN cc-by-nc-nd Heliyon 2022-07-19

This paper presents a comparative study of highspeed, low-power and low voltage full adder circuits. Our approach is based on XOR-XNOR (4T) design circuits combined in single unit. technique helps reducing the power consumption propagation delay while maintaining complexity logic design. Simulation results illustrate superiority designed against conventional CMOS, TG Hybrid terms power, product (PDP) at voltage. Noise analysis shows circuit's work high frequency temperature satisfactorily....

10.1109/nuicone.2011.6153275 article EN Nirma University International Conference on Engineering 2011-12-01

The CMOS faces challenges related to the increment in leakage-current power-consumption. QCA is a promising alternative overcome these successfully. On other hand, reversible logic plays significant role quantum-computing. Keeping this technique mind, conservative-reversible flip-flops and counter are explored here which will bring computing together single-platform. In synthesizing, reversible-conservative-quantum-cellular-automata (R-CQCA) proposed. proposed D, T, JK dual-edge master-slave...

10.1016/j.asej.2017.02.005 article EN cc-by-nc-nd Ain Shams Engineering Journal 2017-03-02

The significant part of every digital signal processing (DSP) application is a multiplier.This work presents the highperformance 4x4 and 8x8 Vedic multiplier designed utilizing scalable adder compressor architectures.Several 8-bit designs, namely CPL, GDI 1, Scalable full adders, are implemented to establish superiority adder, which used for implementation.The proposed Multiplier architecture, comprises half chain 3-2 compressors, 4-2 compressors.The design metrics compared existing Binary,...

10.12785/ijcds/130151 article EN cc-by-nc-nd International Journal of Computing and Digital Systems 2023-04-16

New methodologies for XOR-XNOR circuits are proposed to improve the speed and power as these basic building blocks of many arithmetic circuits. This paper evaluates compares performance various The based on TSMC 0.18µm process models at all range supply voltage starting from 0.6V 3.3V is evaluated by comparison simulation results obtained HSPICE. Simulation reveal that circuit exhibit lower PDP EDP, more efficient faster when compared with best available in literature. Keywords—Exclusive-OR...

10.5281/zenodo.1073647 article EN cc-by Zenodo (CERN European Organization for Nuclear Research) 2009-07-26

Quantum-Dot Cellular Automata (QCA) is a radical technology, which works at Nanoscale.Due to its numerous advantages over the conventional CMOS-based digital circuits, researchers are now concentrating more on designing circuits using this technology.Researchers have reported various findings in field till now.In paper, modular 2:1 Multiplexer has been designed followed by application of 1-bit parallel memory.A 4:1 MUX cascading two multiplexers.This paper also incorporates comparative...

10.5815/ijmecs.2016.07.05 article EN International Journal of Modern Education and Computer Science 2016-07-05

Simulation of inductors has been a very popular area analog circuit research and the alternative choice for realizing inductor-based circuits in integrated circuits. In this paper, lossless, grounded floating inductor topologies using current-controlled-current-feedback amplifier (CC-CFA) with single capacitor are presented. The proposed can be tuned electronically by changing biasing current CC-CFA. Two simulator employ two CC-CFA one capacitor. One topology employs three performance...

10.1142/s0218126619500932 article EN Journal of Circuits Systems and Computers 2018-06-27

In this era of emerging technology, reversible logic is applied for circuit design. Due to the deep submicron and scaling, a number pitfalls are faced by CMOS technology. So lot constraints related stated with QCA The aim paper efficient conservative decoder design optimal metrics. It aims at furnishing proposed DC gate (DC stands comparator) help construction these mentioned circuits. Finally, employed construct [Formula: see text]-bit decoder. Moreover, new concept quantum equivalent...

10.1142/s0218126617501456 article EN Journal of Circuits Systems and Computers 2017-02-27

Quantum-dot Cellular Automata is an alternative to CMOS technology for the future digital designs.When compared its counterpart, it has extremely low power consumption, as there no current flow in cell.The methodology of parity generator and checker based on generation matched at receiver end.By using match bits, error circuit can be sensed.In this paper, novel detector are introduced.The designed single layer, minimum clock latency, which achieved QCA framework.The proposed circuits better...

10.5815/ijmecs.2016.08.02 article EN International Journal of Modern Education and Computer Science 2016-08-08

The increasing demand for low voltage, power efficient, high-speed analog-to-digital converters (ADCs) results in the improvement of speed and regenerative dynamic comparator. In this paper, a dual-tail comparator is used with two extra transistors latch stage. These help increase transconductance stage, which helps decrease delay proposed Mathematical analysis done architecture; gives idea reducing an simulation layout are on Cadence software 90[Formula: see text]nm CMOS technology. This...

10.1142/s0218126624501986 article EN Journal of Circuits Systems and Computers 2024-01-12

In this paper, we present a novel design for realize full adder circuit. Our approach based on XOR-XNOR circuits in single unit. Objective of work is to investigate the power, delay and power product low voltage cells different CMOS logic styles. Simulation results illustrate superiority proposed circuit against conventional CMOS, Hybrid, Bridge, Xor-Xnor terms delay, PDP. The bridge style enjoys high degree regularity, higher density than as well lower consumption, by using some...

10.1109/icpces.2010.5700479 article EN International Conference on Power, Control and Embedded Systems 2010-11-01

The model of computing in which the computational progression is reversible or to some extent time inverting entitled computing. In modern epoch logic has materialized as a promising, competent technology comprising its applications low power CMOS, quantum computing, nanotechnology, and optical conventional gates such AND, OR, EXOR are not reversible. Here this manuscript we put forward 4*4 gate design called "NSG". most noteworthy, considerable attribute proposed that it can work...

10.1109/icraie.2014.6909323 article EN 2014-05-01

Quantum-dot cellular automata (QCA) is a resourceful nano grade estimation technique which recommend lesser proportion like low power consumption and less area related to CMOS designing procedure. Innovative digital automation always heading towards higher density, very using up. One of the updated nanotechnologies utilized nowadays QCA that depends on Coulomb repulsion. Derived computing could be an effective prototype for energy efficient layouts in nano-scale. A multiplier vital part DSP...

10.1109/conit51480.2021.9498464 article EN 2021 International Conference on Intelligent Technologies (CONIT) 2021-06-25

A modern computation paradigm towards nano-ICs, Quantum-dot Cellular Automata (QCA) has picked up fame. QCA is appreciated due to its less power consumption, fast speed, and a minor dimension so, it an encouraging substitute CMOS technology. The novel technology, which not as were gives arrangement realize but too lays stage for data exchange at nano scale. In CMOS, Gate Diffusion Input (GDI) methodology used reducing the number of transistors well area. conventional GDI technique cannot be...

10.1109/indicon49873.2020.9342097 article EN 2021 IEEE 18th India Council International Conference (INDICON) 2020-12-10
Coming Soon ...