T. Amano

ORCID: 0009-0006-9138-9227
Publications
Citations
Views
---
Saved
---
About
Contact & Profiles
Research Areas
  • Interconnection Networks and Systems
  • Parallel Computing and Optimization Techniques
  • Low-power high-performance VLSI design
  • Superconducting Materials and Applications
  • Embedded Systems Design Techniques
  • Agriculture, Plant Science, Crop Management
  • Potato Plant Research
  • Spacecraft and Cryogenic Technologies
  • Radiative Heat Transfer Studies
  • Mechanical stress and fatigue analysis
  • Vibration and Dynamic Analysis
  • Computational Physics and Python Applications
  • Semiconductor materials and devices
  • Agronomic Practices and Intercropping Systems
  • Physics of Superconductivity and Magnetism
  • Copper Interconnects and Reliability
  • Soil Carbon and Nitrogen Dynamics
  • Advancements in PLL and VCO Technologies
  • Heat Transfer and Optimization
  • Particle Accelerators and Free-Electron Lasers
  • Power Line Inspection Robots
  • Particle accelerators and beam dynamics
  • Rice Cultivation and Yield Improvement
  • Geothermal Energy Systems and Applications
  • Nanofluid Flow and Heat Transfer

The University of Tokyo
2023

Kyoto University
2011

Mitsubishi Electric (Japan)
1987-2002

Toshiba (Japan)
2002

Mitsubishi Electric (Germany)
1991-2001

Mitsubishi Corporation (United States)
2000

Mitsubishi Group (Japan)
1991

Intensive rice-based cropping systems rely on nitrogenous fertilizer for optimum grain production and legume crops could be used as an alternative nitrogen (N) source rice. We investigated the fate of N applied to dual wetland rice in form residue 15N labeled fertilizer. In 2001–2002, hairy vetch broad bean accumulated 131 352 kg ha−1 which 41 78% was derived from N2 fixation. 2002–2003, 64 320 21 24% 31 82% by difference 15N-natural abundance method. Our results reveal that can supply...

10.1080/01904167.2011.536881 article EN Journal of Plant Nutrition 2011-01-20

A 200-MHz double-data-rate synchronous-DRAM (DDR-SDRAM) was developed. The chip contains a delay-locked loop (DLL) which performs over wide range of operating conditions. Post-mold-tuning allows precise replica programming. intra-chip data bus is suitable for DDR operation.

10.1109/4.881215 article EN IEEE Journal of Solid-State Circuits 2000-11-01

A 180 degrees superconducting magnet has been constructed for a synchrotron radiation source. The authors describe the design and some component test results compact magnetic field at electron orbit is 4.5 T. bending radius 0.593 m. several features such as low liquid helium consumption ratio, persistent current operation, high homogeneous fields, leakage flux shielding by iron core surrounding cryostat. Component tests of switches 15 Omega 3 joint have performed.< <ETX...

10.1109/77.233830 article EN IEEE Transactions on Applied Superconductivity 1993-03-01

Flow visualization to observe the flow behavior of a coolant in cable-in-conduit conductor was performed by nuclear magnetic resonance (NMR) imaging. A dummy which many vinyl strings were inserted into an acrylic tube used for visualization. Regions both high and very low velocity, comparison with average existed cross section conductor. This fact shows that is not homogeneous but heterogeneous. Thus it possible directly apply numerical code based on stability analysis

10.1109/20.133628 article EN IEEE Transactions on Magnetics 1991-03-01

The single-thread performance of a CPU is an essential factor in computer system. However, increasing the processing width to improve often results super-linear enlargement circuit area and, consequently, massive increase power consumption. In this paper, we present out-of-order superscalar processor based on new architecture, STRAIGHT, which overcomes and consumption problems. We have designed evaluated first real chip STRAIGHT architecture. was fabricated using 28nm CMOS technology,...

10.1109/iscas46773.2023.10181614 article EN 2022 IEEE International Symposium on Circuits and Systems (ISCAS) 2023-05-21

Out-of-order superscalar processors are currently the only architecture that speeds up irregular programs, but they suffer from poor power efficiency. To tackle this issue, we focused on how to specify register operands. Specifying operands by names, as conventional RISC does, requires renaming, resulting in efficiency and preventing an increase front-end width. In contrast, a recently proposed called STRAIGHT specifies inter-instruction distance, thereby eliminating renaming. However, has...

10.1145/3613424.3614272 article EN cc-by-sa 2023-10-28

This paper proposes the virtual-socket architecture in order to reduce design turn-around time (TAT) of embedded DRAM. The required memory density and function DRAM are system dependent. In conventional design, control circuitry with array is handled as a hardware macro, resulting increase TAT. On other hand, our proposed provides software macro take advantage automated tools based on synchronous circuit design. With array-generator technology, this can achieve high quality quick (QTAT)...

10.1109/4.896228 article EN IEEE Journal of Solid-State Circuits 2001-01-01

We have measured the effective emissivity “E” between an aluminum surface of 66–85(K) and various finished surfaces 4.3(K). The ratios E are : E(SUS) E(SUS polished) E(copper plating) E(Al-tape taping) E(Al-Myler wrapping) = 1.0 0.94 0.56 0.52 0.49. heat transfer “Q” for different multilayer insulation systems room temperature liquid nitrogen is also measured. Q Q(Al) Q(10-layers) Q(20-layers) Q(30-layers) Q(50-layers) 0.39 0.35 0.33 0.32.

10.7567/jjaps.26s3.1681 article EN Japanese Journal of Applied Physics 1987-01-01

This paper proposes the virtual socket architecture in order to reduce design turn around time (TAT) of embedded DRAM. By using proposed architecture, DRAM control circuitry is provided as software macro take advantage automated tools based on synchronous circuit design. With array generator technology, this can achieve high quality, quick (QTAT) flexible eDRAM almost same CMOS ASIC. We applied 0.18 /spl mu/m test device and confirmed over 166 MHz operation.

10.1109/cicc.2000.852664 article EN 2002-11-07

The multiple stability observed exclusively in forced-flow cooled superconductors is numerically calculated, and the result quantitatively compared with value measured by J.W. Lue et al. (1980). calculated values agreed well certain cases, did not others. Based on this comparison, effects of transient heat transfer coefficient ohmic generation quantitative prediction are discussed. From it learned that a precise understanding essential for reliable predictions, also ordinary evaluation...

10.1109/77.182732 article EN IEEE Transactions on Applied Superconductivity 1992-01-01

A new design methodology for embedded DRAM is introduced. The macro consists of common core and interface socket. Splitting the into socket widens reconfigurability functions macro. An experimental chip 12M-bit synchronous was developed with 0.18 /spl mu/m technology.

10.1109/cicc.2001.929837 article EN 2002-11-13
Coming Soon ...