Xian Yang

ORCID: 0009-0007-0561-4422
Publications
Citations
Views
---
Saved
---
About
Contact & Profiles
Research Areas
  • Underwater Vehicles and Communication Systems
  • Adaptive Control of Nonlinear Systems
  • Target Tracking and Data Fusion in Sensor Networks
  • Interconnection Networks and Systems
  • Advanced Photonic Communication Systems
  • VLSI and Analog Circuit Testing
  • Teleoperation and Haptic Systems
  • Security in Wireless Sensor Networks
  • Advanced Optical Network Technologies
  • Low-power high-performance VLSI design
  • Advanced Data Storage Technologies
  • Energy Harvesting in Wireless Networks
  • Parallel Computing and Optimization Techniques
  • Optical Network Technologies
  • Distributed Control Multi-Agent Systems
  • VLSI and FPGA Design Techniques
  • Machine Learning and ELM

Yanshan University
2024

National University of Defense Technology
2011

Dear Editor, This letter studies the communication-aware mobile relaying via an autonomous underwater vehicle (AUV) for minimal wait time. Compared with analysis-based channel prediction solution, proposed discrete Kirchhoff approximation solution has a higher estimation accuracy. Different deep learning (DL), semi-supervised broad system (BLS) based controller can reduce training Major contributions of this lie in two aspects: 1) Construct BLS-based estimator obstacle scattering effect,...

10.1109/jas.2023.124095 article EN IEEE/CAA Journal of Automatica Sinica 2024-02-12

Power gating has become a popular technique to reduce the ever-increasing leakage power for commercial microprocessors or SoCs, however wakeup energy and delay cost harm its performance. This paper proposes fast reactivation scheme transition energy. The experiment results show that, comparing traditional implementation, it can achieve 19.66% reduction, 9.28% peak 23.36% at of 2.75% area increasing.

10.4028/www.scientific.net/amm.135-136.1134 article EN Applied Mechanics and Materials 2011-10-01

Capacity sharing is efficient for private L2 caches to utilize cache resources in chip multiprocessors. We propose a probabilistic mechanism using reuse replacement strategy. This adopts decoupled tag and data arrays, partitions the arrays into shared regions. Probability introduced control capability of each core compete resources. assign high probabilities cores with stress memory demands dynamically adjust these corresponding monitored run-time demands. Simulation results PARSEC...

10.4028/www.scientific.net/amm.135-136.119 article EN Applied Mechanics and Materials 2011-10-01
Coming Soon ...