Madhusmita Panda

ORCID: 0000-0003-4976-3060
Publications
Citations
Views
---
Saved
---
About
Contact & Profiles
Research Areas
  • Advancements in Semiconductor Devices and Circuit Design
  • Radio Frequency Integrated Circuit Design
  • Quantum and electron transport phenomena
  • Analog and Mixed-Signal Circuit Design
  • Evolutionary Algorithms and Applications
  • Advanced MIMO Systems Optimization
  • Advancements in PLL and VCO Technologies
  • Quantum-Dot Cellular Automata
  • VLSI and FPGA Design Techniques
  • Wireless Communication Security Techniques
  • Telecommunications and Broadcasting Technologies
  • Radiation Detection and Scintillator Technologies
  • Radioactive Decay and Measurement Techniques
  • Cooperative Communication and Network Coding
  • Methane Hydrates and Related Phenomena
  • Metaheuristic Optimization Algorithms Research
  • Radioactivity and Radon Measurements
  • Nuclear Physics and Applications
  • Radiation Effects and Dosimetry
  • Earthquake Detection and Analysis
  • Electromagnetic Compatibility and Noise Suppression
  • Advanced Wireless Communication Technologies
  • Advanced Multi-Objective Optimization Algorithms
  • Geology and Paleoclimatology Research
  • Planetary Science and Exploration

Siksha O Anusandhan University
2015-2024

Indira Gandhi Centre for Atomic Research
2024

National Institute of Technology Durgapur
2017

This study proposed an application of symbolic technique on the characterisation a ring voltage controlled oscillator (VCO) for optimum performance. Here nullor-based noise modelling and analysis CMOS VCO is carried out. Circuit equations are processed through all metal–oxide–semiconductor field-effect transistors with their nullor equivalent. The closed-form expressions total output density phase obtained. With this technique, calculated compared results obtained from transistor-level...

10.1049/iet-cds.2017.0271 article EN IET Circuits Devices & Systems 2017-11-01

In this work, a DVCO has been designed for 4-bit, 10 MHz VCO based ADC. The noise modelling and analysis of is carried out using layered determinant expansion DDD technique. results obtained these methods are found to be nearly identical that SPICE. However, the computational time reduced from 13.7 sec numerical method (SPICE) 4.5 Optimisation then multi-objective optimisation techniques such as IDEA MOPSO enhance performance. Low power low phase at desired frequency oscillation were goals....

10.1049/iet-cds.2018.5617 article EN IET Circuits Devices & Systems 2019-08-09

Quartz is an omnipresent abundant natural mineral, used for luminescence dating. Lately, quartz optically stimulated (OSL) technique widely to estimate the equivalent doses (De) dating geological events (up 250 Gy, limited by saturation). Some works report thermoluminescence (TL) saturation around ~ (10-40) kGy. Still dose estimates such high radiation (HRD) range are not achieved. Significant research exists about response low ranges (<250 Gy) but studies done HRDs (>1 kGy)....

10.31223/x5xh67 preprint EN cc-by EarthArXiv (California Digital Library) 2024-05-31

The goal of this proposed work is to design a voltage controlled oscillator (VCO) with good linearity and high gain in 180nm CMOS technology. circuit modification conventional ring oscillator. VCO designed using Current Controlled Schmitt trigger. In paper we propose new structure by current converter, speed trigger circuit. Simulation results the show which ranges from 68~ 258MHz. This much higher than starved where 18.2MHz 70.5 MHz.

10.1109/icspcom.2015.7150684 article EN 2015-03-01

The authors here report a novel simulation strategy for nano device simulation. In post CMOS era Single Electronics (SE) is boon to both the industry and academia. However, SE yet be deliberated as only mode supersede owing its intrinsic shortcomings such low gain, random back ground charge generation requirement of very room temperature during fabrication. hybridization with anticipated usher incredible satisfaction in obtaining pragmatic more reliable structures. But delicacy that requires...

10.1109/uemcon.2016.7777929 article EN 2022 IEEE 13th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON) 2016-10-01

Abstract Symbolic circuit analysis suffers as the symbolic terms increases by many folds with increase in size of circuit. Hence simplification techniques are used for circuits which larger size. In this work, multi‐objective evolutionary optimisation algorithms obtaining simplified expressions analog amplifier presented not only very efficient speed and amount reduction but also solve accuracy problems. Initially, all MOSFETs replaced their nullor equivalent model. Then, formulation...

10.1002/jnm.2790 article EN International Journal of Numerical Modelling Electronic Networks Devices and Fields 2020-08-10

Single spin logic (SSL) is an embryonic field of low dimension (nano scaled) device research that employs degree freedom in quantum dots. The intrinsic merits Spintronics ushered substantial potential articulating single devices only to replace its conventional CMOS counterpart. Eventually based alike predecessor technologies ventured two distinctive arenas i.e., fabrication which includes but not limited Giant Magneto Resistance (GMR) inventions and on the other hand realization it's...

10.1109/uemcon.2016.7777926 article EN 2022 IEEE 13th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON) 2016-10-01

<p>Relaying is one of the latest communication technologies developed for wireless networks like WiMAX, LTE Advanced and 5G Ultra Reliable Low Latency Communication (URLLC) to provide coverage extension as well higher bitrates cell edge users. Thus they are included in design next generation systems performance improvement terms capacity over their predecessors. Other promising features this technology include easy implement reduction deployment cost. The objective paper analyze both...

10.11591/ijict.v10i1.pp27-36 article EN cc-by-sa International Journal of Informatics and Communication Technology (IJ-ICT) 2021-03-08

Spintronics has ushered in a new horizon post CMOS nano-electronics. The merits of convinced spintronic researchers to mould spin topology single logic. Consequently, Spintronic devices emerged. Now research aims mobilize logic for commercial production. In this regard, here, the authors attempt design an Equality Detector using Initially, incorporated MATLAB based spintronics simulator platform which been earlier designed by Gope.et.al., and reported reputed scientific reports. Straight...

10.1109/optronix.2017.8349992 article EN 2017-11-01
Coming Soon ...