Costas Laoudias

ORCID: 0009-0006-5382-8663
Publications
Citations
Views
---
Saved
---
About
Contact & Profiles
Research Areas
  • Analog and Mixed-Signal Circuit Design
  • Advancements in PLL and VCO Technologies
  • Radio Frequency Integrated Circuit Design
  • CCD and CMOS Imaging Sensors
  • Sensor Technology and Measurement Systems
  • Advanced MEMS and NEMS Technologies
  • Low-power high-performance VLSI design
  • Digital Filter Design and Implementation
  • Advancements in Semiconductor Devices and Circuit Design
  • Neuroscience and Neural Engineering
  • Analytical Chemistry and Sensors
  • Integrated Circuits and Semiconductor Failure Analysis
  • Industrial Vision Systems and Defect Detection
  • Optical Systems and Laser Technology
  • ECG Monitoring and Analysis
  • Image and Signal Denoising Methods
  • VLSI and Analog Circuit Testing
  • Mechanical and Optical Resonators
  • Magnetic Field Sensors Techniques
  • Innovative Energy Harvesting Technologies
  • Advanced Control Systems Design
  • Welding Techniques and Residual Stresses
  • Engineering and Test Systems
  • Wireless Body Area Networks
  • Electromagnetic Compatibility and Noise Suppression

University of Patras
2008-2015

Research Academic Computer Technology Institute
2004

Summary Novel configurations of fractional‐order filter topologies, realized through the employment concept companding filtering, are introduced in this paper. As a first step, design procedure is presented systematic algorithmic way, while next basic building blocks sinh‐domain and log‐domain integrators presented. Because metal–oxide–semiconductor (MOS) transistors operated subthreshold region, derived structures offer capability for operation an ultra‐low‐voltage environment. In addition,...

10.1002/cta.1995 article EN International Journal of Circuit Theory and Applications 2014-04-16

The derivation of complex filter topologies according to leapfrog and topological emulation techniques is presented in this brief, where the employed active elements are low-voltage current mirrors. Thus, offered benefits capability operating a modern environment, absence resistors, electronic tuning frequency characteristics. A 12th-order function has been realized by employing aforementioned techniques, performance corresponding topologies, fabricated an Austria Mircro Systems 0.35-μm...

10.1109/tcsii.2011.2161169 article EN IEEE Transactions on Circuits & Systems II Express Briefs 2011-08-16

Complex signal processing is an attractive technique for removing the image signals that appear in transceiver architectures. The realization of complex filters achieved by employing appropriate transformation to corresponding conventional real filters. A novel filter topology realized current mirrors as active elements introduced this paper. Attractive characteristics are capability low-voltage operation, electronic tuning its frequency response and absence passive resistors. 12 <sup...

10.1109/iscas.2010.5537273 article EN 2010-05-01

SUMMARY A single input multiple output biquad filter topology realized using current mirrors as active elements is introduced in this manuscript. The proposed simultaneously realizes all the standard transfer functions of a without modifying its structure. Some attractive characteristics offered by are employment only grounded capacitors passive elements, electronic adjustment resonant frequency, and capability for operation under low‐voltage environment. has been validated through...

10.1002/cta.706 article EN International Journal of Circuit Theory and Applications 2010-06-03

In this paper we propose a new Test Pattern Generator (TPG) for the detection of realistic faults occurring in CMOS nanometer technologies. The proposed TPG compares favorably to corresponding already known TPGs with respect fault coverage obtained by test sequences same length. Another advantage is that can be used testing more than one modules SOC.

10.1145/988952.989052 article EN 2004-04-26

10.1007/s00034-015-0082-9 article EN Circuits Systems and Signal Processing 2015-05-28

10.1007/s10470-010-9462-z article EN Analog Integrated Circuits and Signal Processing 2010-03-16

A novel scheme for an adjustable low-voltage CMOS current mirror is introduced. The proposed provides continuous gain adjustment, while it simultaneously features the attractive characteristic of operation. behaviour topology has been experimentally verified through a first-order lowpass filter fabricated in AMS 0.35 µm technology.

10.1049/el.2010.3089 article EN Electronics Letters 2010-01-21

10.1007/s00034-013-9567-6 article EN Circuits Systems and Signal Processing 2013-02-20

Summary A USB3.0 compatible transmitter and the linear equalizer of corresponding receiver are presented in this paper. The architecture circuit design techniques used to meet strict requirements overall link explored. Output voltage amplitude de‐emphasis levels programmable, whereas output impedance is calibrated 50Ω. programmable also with its main purpose being compensate for channel losses; employed together a DC offset compensation scheme. 6.25‐GHz provides 10 dB gain equalization...

10.1002/cta.1982 article EN International Journal of Circuit Theory and Applications 2014-02-28

A comparative study of continuous-time analogue filter configurations derived by employing two alternative low-voltage current mirror has been performed in this paper. This is achieved designing a 5 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">th</sup> -order lowpass following the operational emulation (leapfrog) technique corresponding passive prototype filter. The behavior studied through simulation results, where important performance...

10.1109/melcon.2008.4618474 article EN 2008-05-01

A novel differential voltage current controlled conveyor topology is introduced in this article. It has the capability for operating a low-voltage power supply environment and, also, offers resistorless filter realisations. The main attractive offered benefit that handling of AC signals exclusively performed by nMOS transistors thus, proposed element high-frequency operation. performance cell been experimentally verified through realisation two 3rd-order filters, derived according to...

10.1080/00207217.2013.805360 article EN International Journal of Electronics 2013-06-25

ABSTRACT Square‐root domain universal biquad topologies are introduced in this paper. One of them is single input multiple output, while the other one output biquad. Important benefits offered by proposed electronic adjustment resonant frequency and capability for operating a low‐voltage environment; also, could be adjusted without disturbing Q factor vice‐versa. Simulation results using Spectre simulator Analog Design Environment Cadence software validate correct operation provide important...

10.1002/cta.802 article EN International Journal of Circuit Theory and Applications 2011-10-07

This paper presents an implementation of a 14-bit 2.5 MS/s differential Successive-Approximation-Register (SAR) analog-to-digital converter (ADC) to be used for sensing multiple analog input signals. A binary-weighted with split capacitance charge-redistribution capacitive digital-to-analog (CDAC) utilizing the conventional switching technique is designed, without using any calibration mechanism fast power-on operation. The CDAC capacitor unit has been optimized improved linearity technique....

10.3390/electronics13030570 article EN Electronics 2024-01-31

A comparator based on autozeroing technique with reduced power consumption for high-speed and high-resolution applications is proposed in this paper. The overall topology a cascade connection of differential amplifiers one latch comparator. Due to its high sensitivity, it suitable be employed analog digital converters sampling rates up 50Msps. input voltage resolution equal 400 μVpp. circuit designed using CMOS 65 nm technology node. Following switching technique, the current amplification...

10.1109/pacet60398.2024.10497026 article EN 2024-03-28

Novel topologies suitable for realizing wavelet filter functions are presented in this paper. The utilization of current mirrors as active elements offers the advantages resistorless with electronic adjustment capability their frequency characteristics and supply voltage minimization. efficiency proposed filters has been verified through simulation results by employing TSMC 130nm CMOS process, where most important performance factors have considered.

10.1109/iscas.2011.5937845 article EN 2011-05-01

Multiple-Input Multiple Output (MIMO) universal biquad filters are introduced in this paper. They constructed from appropriately configured current mirrors order to realize the required integration and summation/subtraction operations. Attractive characteristics of proposed topologies capability for low-voltage operation electronic adjustment resonant frequency. The last one is achieved by utilizing input resistance employed integrators topology. performance has been studied through...

10.1109/melcon.2010.5476278 article EN 2010-01-01

A novel single-input second-order multifunction filter realized by employing current mirrors is introduced in this manuscript. The proposed topology offers simultaneously the lowpass, highpass, bandpass, and bandstop frequency responses. Other attractive characteristics are its potential for low-voltage operation electronic tuning. In addition, only passive elements used realizing filters grounded capacitors. could become universal additional circuitry. Simulation results confirm correct of...

10.1109/icecs.2008.4675031 article EN 2008-08-01

A novel systematic method for designing high-order wave active filters is proposed in this study. This based on an appropriate description of both the behaviour passive elements and topology prototype filter using variables. The fulfillment Kirchhoff's laws achieved by employing port adaptors. realisation topological emulation performed current-mirrors as elements. originated from fact that summation/subtraction scaling operations are required An attractive characteristic derivation a...

10.1049/iet-cds.2010.0034 article EN IET Circuits Devices & Systems 2010-01-01
Coming Soon ...